Repository Issues

mcquerol/direct-digital-frequency-synthesis-systemverilog

SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.

View on GitHub
Stars
 (2 stars)
Forks
 (0 forks)
Indexed issues
 (1 indexed issue)
open beginner issues
 (1 open beginner issue)
Latest indexed
Aug 20, 2026
Last GitHub push
Dec 18, 2024
License
MIT License
Contributing guide
No contributing guide
Code of conduct
No code of conduct
Dominant language
SystemVerilog
PR merge metrics
 (No merged PRs in 30d)
Beginner labels
good first issue

Issues

0 closed indexed issues

No closed indexed issues found for this repository.